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APPARATUS AND METHOD FOR 
COMPENSATING FOR PROCESS, VOLTAGE, 
AND TEMPERATURE VARIATION OF THE 
TIME DELAY OF A DIGITAL DELAY LINE 
GOVERNMENT LICENSE RIGHTS 
The U.S. Government has certain rights to this invention 
under Contract No. NNJ06TA25C (Subcontract No. RH6-
118204) awarded by NASA Johnson Space Center. 
FIELD OF THE INVENTION 
This invention relates to electrical circuitry and electronics 
circuitry generally, and specifically to circuits designed for 
compensating for process, voltage, and/or temperature (PVT) 
variations in digital delay lines. 
BACKGROUND 
In a variety of electronic circuits, such as dynamic random 
access memories (DRAMs), the amount of delay through the 
circuit is a critical parameter. However, the amount of delay 
may vary due to process and/or environmental variations. 
Process variations include differences in chip/wafer fabrica-
tion between wafers and within a given wafer. Process varia-
tions may also arise due to environmental changes that affect 
a circuit once fabricated, such the effects of ionizing radiation 
on a given circuit. 
Circuit performance may vary based on temperature as 
well. For example, transistors used in integrated circuits, such 
as Complementary Metal Oxide Semiconductor (CMOS) 
integrated circuits, typically have a threshold voltage with a 
negative temperature coefficient. That is, training or learning 
of the transistor decreases as the temperature increases. Also, 
drain current for transistors in the circuit may increase as 
temperature increases as well. These effects on circuit com-
ponents may affect the delay of signals passing through the 
circuit. In addition, changes in voltage may affect the perfor-
mance of a given circuit as well. 
Typically, any compensation for process, voltage, or tem-
perature (PVT) compensation of an electronic circuit applied 
using a training or learning cycle, such as described in U.S. 
Pat. No. 7,388,419. Duringthe training cycle, a compensation 
device generates test patterns (e.g., patterns of 0's and/or 1's) 
and sends the test patterns to an application circuit. The appli-
cation circuit receives the input test patterns and generates 
corresponding output patterns. The compensation device then 
determines phase differences between the input test patterns 
and the output patterns and sends calibration signals based on 
the determined phase differences. 
SUMMARY 
Embodiments of the present application include circuitry 
and methods. A first embodiment of the invention is a com-
pensation circuit. The compensation circuit includes a first 
delay line, a second delay line, and a delay-measure circuit. 
The first delay line is configured to generate a first delay 
output. The first delay line includes m delay elements, where 
m is an integer greater than 0. The second delay line is con-
figured to generate a second delay output. The second delay 
line includes m+n delay elements, where n is an integer 
greater than 0. The delay-measure circuit is configured to: 
generate an offset pulse based on the first delay output and the 
second delay output, and generate a delay measure based on 
the offset pulse. 
2 
A second embodiment of the invention is an integrated 
circuit. The integrated circuit includes a compensation circuit 
and an application circuit. The compensation circuit is con-
figured to generate a delay measure of signals from a refer- 
s ence clock that has been adjusted for process, voltage, and 
temperature (PVT) variations. The application circuit is con-
figured to receive the delay measure and the signals from the 
reference clock and to use the delay measure to adjust the 
signals from the reference clock. 
10 A third embodiment of the invention is a method. A first 
delay output is generated. A second delay output is generated. 
An offset pulse is determined based on the first delay output 
and the second delay output. A delay measure is generated 
based on the offset pulse. 
15 
BRIEF DESCRIPTION OF THE DRAWINGS 
Various examples of embodiments are described herein 
with reference to the following drawings, wherein like 
20 numerals denote like entities, in which: 
FIG. 1 is a circuit diagram of an example compensation 
circuit in use with an example application circuit, in accor-
dance with embodiments of the invention; 
FIG. 2 is a circuit diagram showing the example compen-
25 sation circuit in more detail, in accordance with embodiments 
of the invention; 
FIG. 3 is a circuit diagram showing an example delay 
element, in accordance with embodiments of the invention; 
FIG. 4A is a circuit diagram showing an example delay- 
30 measure circuit, in accordance with embodiments of the 
invention; 
FIG. 4B is a circuit diagram showing an example differen-
tial amplifier, in accordance with embodiments of the inven-
tion; 
35 	 FIG. 4C is a circuit diagram showing an example startup 
circuit, in accordance with embodiments of the invention; 
FIG. 5 is a circuit diagram showing an example application 
circuit, in accordance with embodiments of the invention; 
FIG. 6 is a circuit diagram showing an example memory- 
40 bus driver, in accordance with embodiments of the invention; 
FIG. 7 is a circuit diagram showing an example circuit for 
generating a reference voltage, in accordance with embodi-
ments of the invention; and 
FIG. 8 is a flow chart of an example method generating a 
45 delay measure to compensate for PVT variations in an appli-
cation circuit, in accordance with embodiments of the inven-
tion. 
DETAILED DESCRIPTION 
50 
A method and apparatus that combines signals using a 
compensation circuit that passes the signals through multiple 
delay lines to continuously compensate for process, voltage, 
and temperature (PVT) variations within an application cir- 
55 cuit is disclosed. Precise timing in circuits such as Double 
Data Rate (DDR) DRAM interfaces require continual recali-
bration, by means of training or learning circuits, of the delay 
elements to compensate for the initial and continual process 
variation in addition to continual variation of the temperature 
6o and supply voltage presented to the circuit. 
Clock signals, whether externally or internally provided, 
are used as reference signals. Clock signals in both analog and 
digital circuits may be derived from crystal oscillators. As 
such the phase and frequency of these signals are highly 
65 stable and invariant to supply voltage and temperature varia-
tion. Thus, these clock signals can be used as an absolute 
reference to compensate sensitive to PVT variations. The 
US 8,390,352 B2 
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clock signals may be run through the compensation circuit 
that includes two delay lines. For example, a first delay line 
may have n components, while a second delay line may have 
n+m components (where n, m>0). The number of compo-
nents used in a given delay line may be fixed or may be 5 
configured during operation. 
The compensation circuit may then combine the signals 
from the two or more delay lines to determine a delay mea-
sure. The signals may first be combined using an exclusive 
OR (XOR) circuit. The result of XOR'ing the two or more io 
signals may indicate offset pulses where the two or more 
delay lines are out of phase. The offset pulses may then be 
filtered to get an average offset pulse width. The average 
offset pulse width may be used to determine the delay mea-
sure. 15 
The delay measure may be output by the compensation 
circuit for use by a given circuit to compensate for PVT 
variation. Inparticular, the delay measure may then be filtered 
by the compensation circuit to determine a direct current 
(DC) or constant voltage. The application circuit may take a 20 
current corresponding to DC voltage output from the com-
pensation circuit and use the current as a reference for one or 
more delay elements, such as but not limited to, inverters 
(including current-starved inverters), logic gates, and/or, 
operational amplifiers and combinations thereof, in the appli- 25 
cation circuit to correct for PVT variations of an input clock 
or strobe. 
The compensation circuit described herein continuously 
generates delay measure outputs, which may then be used by 
the application circuit for PVT compensation. The use of 30 
continuous delay measure generation avoids the time 
required for training or learning cycles used in various inte-
grated circuits, such as DDR DRAMs and other complex 
circuits. As the delay measure is generated continuously, the 
application circuit can perform PVT compensation on an 35 
as-needed basis without having to request or wait for training 
cycles. Continuous compensation also allows for real-time 
adjustment to environmental changes, such as changes in 
temperature or supply. Instead, the herein-described compen-
sation circuit may incur a slight delay (e.g., 10 µs or less) 40 
during power-up of the compensation circuit and then, while 
in operation, continuously provide a measure for PVT com-
pensation to the application circuit. Further, the compensa-
tion circuit may be on the same wafer or circuit board as the 
application circuit. As clocks and clock pulses are widely 45 
used in electronics applications, the methods, apparatus, and 
techniques disclosed herein can be used in a wide variety of 
circuits, including but not limited to circuits implemented 
using CMOS, negative metal-oxide semiconductor (NMOS), 
and/or bipolar technologies. 50 
An Example Compensation and Application Circuit Dia-
gram 
FIG. 1 is a circuit diagram 100 of an example compensa-
tion circuit 110 in use with an example application circuit 
120, in accordance with embodiments of the invention. The 55 
compensation circuit 110 takes a reference clock (REFCLK), 
input and ground voltages (VDD and V,,, respectively), power 
down (PD), reset (RSTN), test mode (TM), and frequency 
select (FS) signals. The reference clock signal may be any 
standard continuous clock signal. The power down signal, 60 
when asserted, may indicate the compensation circuit is to be 
shut off, preferably, the power down signal is asserted high. 
The reset signal may reset the compensation circuit 110; 
preferably a reset occurs when the reset signal is asserted low 
while the reference clock signal is present. The frequency 
select signal may indicate an operating frequency for the 
application circuit. For example, the compensation circuit  
4 
110 may assume the application circuit 120 is operating at a 
first operating frequency (e.g., 133 MHz) when the frequency 
select signal is asserted low and a second operating frequency 
(e.g., 266 MHz) when the frequency select signal is asserted 
high. The compensation circuit 110 can therefore handle a 
range of reference clock frequencies (e.g., 80 MHz to 200 
MHz). The test mode signal when asserted may indicate 
testing of the compensation circuit to determine the phase 
signals described below. 
The phase signals (PHOO-PHO3) may be used to select an 
amount of phase offset for compensation. The four phase 
signals may be used as bits to enable coding of a selected 
phase offset. For example, the four phase signals may indicate 
a binary "phase value" ranging from 0000 to 1111 (=a range 
from 0 to 15 in base 10). More or fewer phase signals may be 
used to determine the phase value. The phase signals PHOO-
PHO3 may be used to select a reference voltage for genera-
tion, as described below in more detail with respect to FIG. 7. 
Then, based on the phase value, a phase offset, a reference 
voltage offset may be determined. One method to determine 
the reference voltage offset is via a table lookup using the 
phase value as a key to a lookup table and then retrieving 
phase, frequency, and/or reference voltage offsets corre-
sponding to the key. Other methods of determining phase, 
frequency and/or reference voltage offsets based on phase 
offset signals are possible as well. 
The compensation circuit 110 outputs a delay measure 118 
that is input to the application circuit 120. The delay measure 
118 is a current or voltage representing a PVT-compensation 
value of the reference clock REFCLK 112. Determination of 
the delay measure is described below with respect to FIG. 3. 
FIG.1 shows the application circuit 120 configured to output 
the delay measure 118 unchanged. Configuring the applica-
tion circuit 120 to pass through the delay measure 118 permits 
by "daisy chaining" PVT-compensation data (i.e., the delay 
measure 118) through multiple application circuits. 
The compensation circuit 110 is designed to adjust for 
wide variations in voltage and temperature. For example, in a 
space environment, the compensation circuit may have to 
compensate for input voltages that vary approximately 10% 
(e.g., 1.8 V±0.15V or 2.5 V±0.2V) and temperature ranges 
from —55° C. to 125° C. The compensation circuit 110 is 
designed as well to account for process variations that arise 
either during fabrication or operation of the application cir-
cuit. Process variations that may occur during operation 
include, but are not limited to, Negative Bias Temperature 
Instability (NBTI), Hot Carrier Interactions (HCI) and/or 
Total Ionizing-radiation Dose (TID) effects. Further, process 
variations may arise more frequently during operation in the 
space environment than in a terrestrial environment, due to 
relatively-high radiation levels in the space environment. 
FIG.1 shows an example application circuit 120 that, along 
with the delay measure 118, also takes input and ground 
voltages (VDD and Vss, respectively), a power down (PD) 
signal, and an input DQS (data strobe) signal 114 and gener-
ates outputs OUTO-OUT4. The application circuit 120 may 
take the input delay measure and apply it to an input signal, 
such as the DQS signal 114, to generate one or more outputs 
OUTO-OUT4 that correspond to the DQS signal 114 as com-
pensated for PVT variations. Each of the outputs OUTO-
OUT4 may correspond to different amounts of PVT-compen-
sation. Thus, the application circuit can apply the delay 
measure to (clocked) input signals to generate PVT-compen-
sated output(s) based on the input signal and the delay mea- 
65 sure. 
The power down signal operates as described above with 
reference to the compensation circuit 110. The outputs 
US 8,390,352 B2 
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OUTO-OUT4 may represent taps of the application circuit 	 XOR 230 performs an exclusive-or operation on its inputs to 
120 with each separate output having a different delay. 	 generate an offset pulse. The offset pulse may indicate where 
The compensation circuit 110 and/or the application circuit 	 the pulse passing through delay line 200 is out of phase with 
120 may be implemented as an integrated circuit using a 	 the pulse passing through delay line 210. 
variety of technologies, such as CMOS, NMOS, or bipolar 5 	 The output of XOR 230 may be filtered by filter 240, which 
technologies. The compensation circuit 110 and/or the appli- 	 takes the offset pulse output of XOR 230 and the pulse from 
cation circuit 120 may be packaged in an application-specific 	 delay line 200 as inputs, NAND's these inputs together using 
integrated circuit (ASIC) and/or as a macrocell of an ASIC. 	 NAND gate 242, and then inverts the output of NAND gate 
An Example Compensation Circuit 	 242 with inverter 244 to generate a filtered offset pulse OP. 
FIG. 2 is a circuit diagram showing the example compen-  io Thus, filter 240 may effectively logically AND the offset 
sation circuit 110 in more detail, in accordance with embodi- 	 pulse and the output of delay line 200. 
ments of the invention. The compensation circuit 110 passes 	 The offset pulse OP may be input into a delay-measure 
the REFCLK input 112 into two delay lines 200 and 210. 	 circuit, such as delay-measure circuit 400 discussed below in 
Each delay line may have one or more delay elements; FIG. 2 	 more detail with respect to FIG. 4A, to generate the delay 
shows a first example delay line 200 with one delay element 15 measure 118. 
202a and a second example delay line 210 with four example 	 Example Delay Elements 
delay elements 220a, 220b, 220c, and 220d. Each of the 	 FIG. 3 is a circuit diagram showing an example delay 
unlabeled lines on FIG. 2 connected to an electrical compo- 	 element 300, in accordance with embodiments of the inven- 
nent pointing up (i.e., away from the "FIG. 2" title) may 	 tion. The delay element 300 maybe used as one or more of the 
represent a VDD voltage input and each unlabeled line con-  20 delay elements in the compensation circuit 110 described 
nected to an electrical component pointing down may repre- 	 above with respect to FIG. 2 and/or in the application circuit 
sent a VSS  voltage input. 	 120 described below with respect to FIG. 5. 
More generally, the compensation circuit may have a first 	 FIG. 3 shows the delay element 300 receiving power (VDD) 
delay line with m delay elements (m>0) and a second delay 	 and ground voltage (VSS) inputs, as well as a clock input pulse 
line with m+n (n>0) delay elements. The delay measure 118 25 (IN). Additionally, the delay element 300 receives two current 
may be based on comparing pulses of REFCLK 112 passing 	 inputs (IBP and IBN). IBP and IBN may be the same current 
through each of the two delay lines. 	 inputs as IBP and IBN described above with respect to FIG. 2. 
As shown in FIG. 2, all of the delay elements 202a, 220a, 	 The power down (PD) input operates as a power down input 
220b, 220c, and 220d onboth delay lines 200 and 210 may be 	 for the delay element 300. 
identical; that is, they may each have identical electrical com-  30 	 FIG. 3 shows the input currents and voltages are shown as 
ponents with each of the electrical components connected in 	 mirrored between the two identical current-starved inverters 
the same fashion. Example embodiments of a delay element 	 310 and 320. Each of the current-starved inverters 310 and 
are discussed below with respect to FIG. 3. In other embodi- 	 320 act to both delay and invert their input signals. Along with 
ments, the delay elements 202a, 220a, 220b, 220c, and 220d 	 the current inputs IBP and IBN and voltage inputs VDD and 
may not be identical and/or all of the delay elements on a 35 VSS  current-starved inverter 310 takes input pulse IN as an 
given delay line may be identical but may differ from the 	 input and generates an inverted and delayed copy of input 
delay elements on the other delay line (i.e., the delay elements 	 pulse IN as an output (e.g., as measured at node 325). Current- 
220a, 220b, 220c, and 220d may be identical and all differ 	 starved inverter 320 takes the output of current-starved 
from delay element 202a). In still other embodiments, one or 	 inverter 310 as an input and generates output pulse OUT2 as 
more of the delay elements 202a, 220a, 220b, 220c, and 220d 4o an output. By using two current-starved inverters in series, the 
may be replaced by one or more other electronic components, 	 logical value of the OUT2 output pulse (i.e., 110" or "I") is the 
such as an operational amplifier (op-amp). 	 same as that of input pulse IN. 
FIG. 2 shows each delay element receiving three inputs: an 	 FIG. 3 shows each of the current-starved inverters 310 and 
input pulse based on the REFCLK and two input currents IBN 
	
320 made up of 4 transistors: 312, 314, 316, and 318 for 
and IBP. Each delay element may receive different inputs; 45 current-starved inverter 310 and 322, 324, 326, and 328 for 
FIG. 2 shows that delay elements 202a, 220a, 220b, 220c, and 	 current-starved inverter 320. For example, current-starved 
220e each receive separate IBP inputs IBPO, IBP1, IBP2, 	 mirror 310 is made up of PMOS transistors 312 and 314 and 
IBP3, IBP4, and IPBS, respectively, and separate IBN inputs 	 NMOS transistors 316 and 318. Transistor 312 has its source 
IBNO, IBN1, IBN2, IBN3, IBN4, and IBNS, respectively. The 	 node connected to power VDD, its gate node connected to the 
currents input to each of the delay elements of a given delay 50 IBP current input, and its drain node connected to the emitter 
line may or may not differ; e.g., the currents corresponding to 	 node of transistor 314. The gate nodes of both transistors 314 
IBPO and IBNO input to delay element 202a may or may not 	 and 316 are connected to input signal IN and the drain nodes 
be the same as the respective IBP/ and IBN/ inputs to delay 	 of transistors 314 and 316 are connected together. The source 
element 220a. As shown in FIG. 2, delay element 220a of 	 node of transistor 316 is connected to the drain node of 
delay line 210 may take REFCLK 112 as an input, and each 55 transistor 318. The gate node of transistor 318 is connected to 
successive delay element 220b, 220c, and 220d may take the 	 the IBN current input 318 and the source node of transistor 
output of the preceding delay element (220a, 220b, and 220c, 	 318 is connected to ground VSS• 
respectively) as an input in place of the REFCLK 112 input of 	 The current-starved inverters 310 and 320 working in con- 
delay element 220a. 	 junction with transistors 302 and 304 may adjust the amount 
The input currents to a delay element of delay line 200 may 60 of delay incurredby signals passing fromthe input pulse INto 
be adjusted based on the phase offset, reference voltage offset 	 the output pulse OUT based on the currents IBP and IBN. 
and/or frequency offsets as indicated by the phase signals 	 Transistor 302 may adjust the delay of signals passing 
discussed above with reference to FIG. 1. 	 through the current-starved inverters 310 and 320 by limiting 
The delay measure 118 may be determined by combining 	 the current the current-starved inverters 310 and 320 can 
and/or filtering pulses that pass or have passed through the 65 generate to drive the load following the respective current- 
delay lines 200 and 210. FIG. 2 shows that output pulses of 	 starved inverter. Similarly, transistor 304 may adjust the delay 
both the delay lines 200 and 210 are inputs to the XOR 230. 	 of signals passing through the current-starved inverters 310 
US 8,390,352 B2 
7 
and 320 by limiting the current the inventor each of the 
current-starved inverters 310 and 320 can generate to drive 
the load following the respective current-starved inverter. 
FIG. 3 shows the output pulse OUT2 generated by current-
starved inverter 320 passed on to two OR gates 340 and 342 
connected in series, which act to shape output pulse OUT. OR 
gate 340 takes OUT2 and Vss  (which acts as a logical "0") as 
logical inputs and generates output pulse OUT1. The effect of 
OR gate 340 is to generate OUT1 as a delayed version of 
OUT2 with the same logical value as OUT2. Similarly, OR 
gate 342 takes OUT1 and Vss as logical inputs and generates 
output pulse OUT. The effect of OR gate 342 is to generate 
OUT as a delayed version of OUT1 with the same logical 
value as OUT. Thus, output pulses OUT and OUT2 are logi-
cally equivalent to, albeit delayed, input pulse IN. 
In embodiments not shown in FIG. 3, the OR gates 340 and 
342 may be replaced by other components, such as but not 
limited to appropriately configured groups (e.g., pairs) of 
inverters, AND gates, NAND gates, or NOR gates to shape 
output pulses while ensuring the logical value of the output 
pulse OUT is not changed from that of output pulse OUT2. 
The net effect of the delay element 300 is to generate output 
pulses OUT and OUT2 that each correspond to a delayed and 
amplified version of input pulse IN. The delay buffer 300 may 
provide a generally uniform skew of OUT for circuits utiliz-
ing the output pulse OUT as a clock signal. 
An Example Delay-Measure Circuit 
FIG. 4A is a circuit diagram showing an example delay-
measure circuit 400, in accordance with embodiments of the 
invention. While shown separately herein, the example delay-
measure circuit 400 may be part of the compensation circuit 
110. 
The delay-measure circuit 400 takes offset pulse OP as 
input, such as offset pulses generated by the compensation 
circuit 200 described above with respect to FIG. 2, as well as 
bias current I,,,s  and determines delay measure DM by using 
differential amplifier 420 ("Diff Amp") to average the duty 
cycle value of OP and scale a reference voltage VREF by the 
average duty cycle value. The differential amplifier 420 gen-
erates output signals IPOS and INEG from inputs +IN which 
is based on input signal OP, —IN which is based upon VREF, 
VDD, Vss, 1,,,s, PD, and FS. The reference-voltage generator 
700 generates VREF as an output from inputs VDD, Vss, 
PHOO, PHO1, PHO2. and PHO3. The differential amplifier 
420 is described below in more detail with respect to FIG. 4B 
and the reference-voltage generator 700 is described below in 
more detail with respect to FIG. 7. 
The delay measure may be output either as a single output 
or as multiple outputs. FIG. 4A shows a current mirror 410 
with 8 outputs: IBNO, IBN1, IBN2, IBN3, IBN4, IBNS, 
IBN6, and DM. A separate current mirror may provide cor-
responding taps for positive voltage inputs. FIG. 4A shows a 
current mirror 412 with 7 outputs: IBPO, IBP1, IBP2, IBP3, 
IBP4, IBPS, and IBP6. Each of the outputs IBNO-IBN6 and 
DM may have the same current and voltage, and each of the 
outputs IBPO-IBP6 may have the same current and voltage as 
well, while the voltage and current of outputs IBNO-IBN6 and 
DM may differ from the current and voltage of the outputs 
IBPO-IBP6. Thus the delay measure DM may be output as 
one or more currents. Further, the delay measure DM may be 
passed on to additional application circuits, permitting daisy-
chaining of PVT compensation as described above with 
respect to FIG. 1. 
Using the differential amplifier 420, the delay-measure 
circuit 400 may be a ratiometric circuit configured to deter-
mine an average width or duty cycle of OP by averaging the 
width of pulses received as input OP acting as input +IN to 
8 
loop amplifier 420 relative to the reference voltage VREF 
acting as input —IN to loop amplifier 420. 
FIG. 4A shows delay-measure circuit 400 with startup 
circuit 490. The startup circuit 490 may bring up the delay- 
s measure circuit 400 after a reset and/or upon powering the 
delay-measure circuit. FIG. 4A shows the startup circuit 490 
with VDD , Vss  a negated power down signal PD, and PHO1, 
PHO2, and PHO3 signals as inputs and configured to generate 
an output signal OUT. The startup circuit 490 is described in 
10 
more detail below with respect to FIG. 4C. 
The output signal OUT of startup circuit 490 may bepassed 
on to a transmission gate 402. The transmission gate 402 may 
pass the output signal OUT to the remainder of the delay- 
15 measure circuit when the RST signal is high; otherwise the 
output signal OUT may not be passed on to the reminder of 
the delay-measure circuit. Thus, the output signal OUT is 
only passed on when the delay-measure circuit 400 is being 
reset as indicated when the reset signal RST is high. 
20 An Example Differential Amplifier 
FIG. 4B is a circuit diagram showing an example differen-
tial amplifier 420, in accordance with embodiments of the 
invention. The differential amplifier 420 takes the inputs and 
generates the outputs described above with respect to FIG. 
25 4A. Specifically, FIG. 4B shows the +IN input passed into 
transistors 438 and 448 and the —IN input passed into tran-
sistors 442 and 452. The difference between the +IN input and 
—IN input may be multiplied by the differential amplifier 420 
and provided as the IPOS and INEG outputs. The loop ampli- 
30 fier 420 compares the average width of the pulses of the +IN 
input relative to a reference voltage at the —IN input. Transis-
tors 430 and 476 are used to implement a power down state 
when the power down PD signal is high. 
FIG. 4B shows the differential amplifier 420 with two 
35 current sources: a left current source and a right current 
source. The left current source includes PMOS transistors 
424, 426, 438, and 442 and resistors 440, 464, and 466. The 
source nodes of transistors 424 and 426 are connected toVDD, 
the gate nodes of transistor 424 and 426 are connected to the 
40 I,,,s input, and the drain nodes of transistors 424 and 426 are 
both connected to resistor 440. The drain node of transistor 
424 is also connected to the source node of transistor 438, the 
gate node of transistor 438 is connected to the +IN input and 
the drain node of transistor 438 is connected to resistor 464. 
45 The drain node of transistor 426 is also connected to the 
source node of transistor 442, the gate node of transistor 442 
is connected to the —IN input and the drain node of transistor 
442 is connected to resistor 466. The output of the left current 
source may be taken at node 453. The output of the left current 
50 source is then passed to the gate node of PMOS transistor 454. 
Transistor 454 may allow current to flow from the drain node 
output of transistor 428 toward Vss (and then through gate 
node of NMOS transistor 444) when the output of the left 
current source provides a current to transistor 454. The IPOS 
55 output is then at the source node of transistor 444. 
Right current source is connected in a similar fashion with 
transistors 434, 436, 448, and 452 respectively corresponding 
to transistors 424, 426, 438, and 442 of left current source and 
resistors 450, 472, and 474 of right current source respec- 
60 tively corresponding to resistors 440, 464, and 466 of left 
current source. The output of right current source may be 
taken at node 457. However, as the gate node of transistor 448 
receives the +IN input (as opposed to the —IN input received 
at the gate node of transistor 442), the output of the right 
65 current source at node 457 may depend on the +IN input (and 
therefore the INEG output from the source node of NMOS 
transistor 446) rather than the —IN input of the left current 
US 8,390,352 B2 
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source. For example, if the -IN input and +IN inputs have 	 input PHO3 is set high and input DN to be the logical negation 
reverse polarities, the IPOS and INEG outputs may also have 	 of input D; the corresponding equations are D -PHO3 and 
reverse polarities. 	 DN=! PHO3. 
The transmission gate 484 and transistors 460, 462, 468, 	 The use of the PHO1, PHO2, and PHO3 inputs allows for 
470, 478, 480, and 482 are used to implement a gain of the 5 current to be generated in various modes of the compensation 
difference between IPOS and INEG outputs when the FS 	 circuit 110 and/or application circuit 120. In particular, a test 
input is set high and therefore the negated FS input FS is set 	 mode may signaled using one of the combinations of the 
low. In particular, the gain may be two; that is, the difference 	 PHO1, PHO2, and PHO3 inputs that leads to generation of the 
between IPOS and INEG may be doubled when FS is set high. 	 OUT output being generated by the startup circuit 490 (e.g., a 
For example, assume the condition that FS input is set high io test mode may be signaled with PHO1 set high, PHO2 set low, 
corresponds to a doubled reference clock frequency in com- 	 and PHO3 set low to generate the B output and thus cause 
parison to when the FS input is set low. Then, the differential 	 transmission gate 496 to allow current flow for the OUT 
amplifier 440 may provide a corresponding output for a base 	 output). 
reference clock frequency when the FS input set low and a 	 The OUT output may provide current to bias components 
doubled output for the doubled reference clock frequency 15 of the delay-measure circuit 400; i.e., the OUT output may 
when the FS input set high. 	 drive current mirrors 410 and 420 to generate the various IBN 
An Example Startup Circuit 	 and IBP outputs that power the various delay elements in the 
FIG. 4C is a circuit diagram showing an example startup 	 compensation circuit 110 and/or the application circuit 120. 
circuit 490, in accordance with embodiments of the invention. 	 Thus, while operating in a test mode, the compensation cir- 
FIG. 4C shows the startup circuit 490 with VDD, Vss a 20 cuit 110 and/or the application circuit may be biased while 
negated power down signal PD, and PHO1, PHO2, and PHO3 	 awaiting forreset of othercircuits, such as phase-locked loops 
signals as inputs and configured to generate an output signal 
	 (PLLs), that may require a relatively long period of start up 
OUT. Each of the unlabeled lines on FIG. 4C connected to an 	 time (e.g., 250 µs or more), and to therefore reduce the time 
electrical component pointing up (i.e., away from the "FIG. 	 required to provide PVT-compensation to a few additional 
4C" title) may represent a VDD voltage input and each unla-  25 percent of a total reset time budget (e.g., less than 10 addi- 
beled line connected to an electrical component pointing 	 tional µs, which is equivalent to adding 4% or less of a reset 
down may represent a VSS  voltage input. 	 time budget based on a 250 µs reset for other circuitry). 
FIG. 4C shows the negated power down signal PD passed 
	
An Example Application Circuit 
on to inverter 491, which then generates the non-negated 
	
FIG. 5 is a circuit diagram showing an example application 
power down signal PD. PD is also passed on to components 30 circuit 500, in accordance with embodiments of the invention. 
492 and 493 which permit signals to pass when PD is set high 
	
The example application circuit 500 may be used to test the 
(that is, when PD is set low). The PD signal is also provided 	 compensation circuit 110 and/or may take the place of appli- 
to the gate node of NPN transistor 494 which then controls 	 cation circuit 120 discussed above with respect to FIG. 1. 
current flow from input with VDD to VSS  and to the remainder 	 The example application circuit 500 receives a strobe input 
of the startup circuit. Thus, the output signal OUT may not be 35 DQS 114. DQS 114 may represent a data strobe input. The 
generated when PD is set high (or correspondingly when PD 	 data strobe input may have a pulse each time a memory 
is set low). 	 operation, such as a read or a write operation, is to be per- 
FIG. 4C shows that the output signal OUT may be gener- 	 formed. Memory operations may be timed based on rising or 
ated when either the A, B, C, or D inputs is logically high to 	 falling edges of the data strobe input. 
permit respective transmission gates 495, 496, 497 or 498 to 40 	 FIG. 5 shows the application circuit 500 with five delay 
allow current flow. The logic shown on the right hand side of 	 elements 510, 520, 530, 540, and 550. Example embodiments 
FIG. 4C may be used to generate the A, AN, B, BN, C, CN, D, 	 of a delay element are discussed above with respect to FIG. 3. 
and DN inputs to the transmission gates 495, 496, 497, and 
	
Each delay element may receive one or more currents or 
498. 	 voltages corresponding to the delay measure DM. FIG. 5 
For inputs A andAN, FIG. 4C shows the PHO1, PHO2, and 45 shows each delay element 510, 520, 530, 540, and 550 receiv- 
PHO3 input signals are each inverted by inverters 495a, 495b, 	 ing two input currents: a positive current IBPO, IBP1, IBP2, 
and 495c. FIG. 4C shows the negated PHO1, PHO2, and 
	
IBP3, or IBP4, respectively, and a negative current IBNO, 
PHO3 input signals passed into NAND gate 495d which then 	 IBN1, IBN2, IBN3, or IBN4, respectively. More or fewer 
generates the AN input. The AN input is then negated by 	 delay elements may be used in the application circuit 550. 
inverter 495e to generate the A input. Thus, input AN may be 50 These negative and positive currents may be the currents 
set high and corresponding input A set low unless PHO1, 	 shown in FIG. 4 as generated by the current mirrors 420 and 
PHO2, and PHO3 are set high. If PHO1, PHO2, and PHO3 
	
430, respectively. As such, the negative current may explicitly 
are all high, though, input A may be set high and input AN 	 represent the delay measure DM and the positive current may 
may be set low. The following equations describe the A and 	 represent the reference voltage VREF. 
AN inputs: A=!PH01+!PHO2+!PHO3 and AN=!A, where! 55 FIG. 5 shows each of the delay elements 510, 520, 530, 
is the logical NOT operator and + is the logical AND operator. 	 540, and 550 as identical. In other embodiments, the delay 
Similarly, components 496a, 496b, 496c, and 496d are 	 elements 510, 520, 530, 540, and 550 may notbe identical. In 
shown in FIG. 4C to permit input B to be set high when the 	 still other embodiments, one or more of the delay elements 
PHO1 input is set high and PHO2 and PHO3 inputs are set 	 510, 520, 530, 540, and 550 may be replaced by one or more 
low; as an equation and input BN to be the logical negation of 60 other electronic components, such as an operational amplifier 
input B; the corresponding equations are: B=PHO1+!PHO2+ 	 (op-amp). 
! PHO3 and BN-! B. Components 497a and 497b are shown in 	 FIG. 5 also shows the application circuit 500 with five taps: 
FIG. 4C to permit input C to be set high when both inputs 	 512, 522, 532, 542, and 552. Each of the taps may be used to 
PHO2 and PHO3 are set high and input CN to be the logical 	 convey one or more outputs from the one or more delay 
negation of input C; the corresponding equations are: 65 elements; that is, taps 512, 522, 532, 542, and 552 may convey 
C=PHO2+PHO3 and CN=!C. Components 498a and 498b 	 one or more outputs from delay elements 510, 520, 530, 540, 
are shown in FIG. 4C to permit input D to be set high when 	 and 550, respectively. In other embodiments of the invention, 
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one or more other application circuit(s) may replace the 	 a reference voltage, such as described above with respect to 
example application circuit 120. Each of the outputs at taps 	 FIG. 4 and/or as described below with respect to FIG. 6. The 
512, 522, 532, 542, and 552 may represent PVT-compensated 
	
PHO[3:0] lines may be carry the phase signals described 
outputs corresponding to the DQS input 114. However, each 	 above with respect to FIG.1 and below with respect to FIG. 7. 
output of the outputs at taps 512, 522, 532, 542, and 552 may 5 The power down PD line may carry a power down signal to 
include a successively longer delay as part of the PVT com- 	 disable the memory-bus driver 600, such as the power down 
pensation. In still other embodiments, more or fewer taps may 	 signal described above with respect to FIGS. 1 and 2. 
be used in an application circuit 500 than shown in FIG. 5. 	 The READCMD line may include a signal indicating if a 
The application circuit 500 may be used as a component in 	 read operation or a write operation is to be performed by the 
a larger application circuit. For example, the larger applica-  io associated memory. The RSTN line may carry a reset signal 
tion circuit may use the application circuit 500 as a "front 	 such as described above with respect to FIG. 1. 
end" or "back end" to PVT-compensate a respective input 	 The CLK1X line may carry a clock signal operating at a 
signal or output signal, respectively. More specifically, a 	 known frequency, such as 100 MHz or 133.33 MHz. The 
DRAM may include the application circuit 500 as a front-end 
	
CLKlXN90 line may carry a signal representing a phase 
to PVT-compensate a DQS signal before using the compen-  15 shifted version of the CLK1X signal, such as a 90° phase- 
sated-data-strobe signal to operate the DRAM. Similarly, a 	 shifted signal from the CLK1X signal. Similarly, the CLK2X 
memory controller or other device that generates data strobe 	 line may carry a signal representing a multiplied clock signal; 
signals as outputs may use the application circuit to PVT- 	 that is a clock signal whose frequency is a multiple of the 
compensate the output data strobe signals. Choice of a spe- 	 CLK1X line, where the multiple may be two, three, or another 
cific tap (i.e., a specific amount of delay) to use for the 20 integer number. As indicated in FIG. 6, the multiple for the 
compensated-data-strobe signal may be determined at design 	 CLK2X line is two. The RXCLKSEL may enable selection of 
or during operation. Many other examples of combining 	 a clock signal, such as selection of either the signal on the 
application circuit 500 with other application circuits are 	 CLK1X line or the signal on the CLKlXN90 line. 
possible as well. 	 The CASLAT[1:0] lines may be two lines (CASLAT[0] 
Many other application circuits are possible as well. Other 25 and CASLAT[1]) each carrying a signal indicating a column 
application circuits include, but are not limited to, memory 	 address strobe (CAS) latency amount. The RDVALID line 
circuits (e.g., DRAMs and synchronous DRAMs 	 may carry a signal indicating whether the read operation is 
(SDRAMs)), processor circuits, control circuitry, and/or 	 valid. The RDELAY[1:0] (RDELAY[0] and RDELAY[1]) 
driver circuits. For example, the application circuit may be a 	 lines may be two lines indicating a read delay amount. 
DRAM or an SDRAM, and may be configured to comply to 30 The memory-bus driver 600 may be used to control either 
one or more DRAM standards, such as but not limited to 	 write or read operations with the associated memory. To 
DDR, DDR2, and/or DDR3 standards. Further, any clocked 	 perform a write operation whose data arrives on data lines 
circuit, such as but not limited to processors and control logic 	 DO[7:0] and D1[7:0] to be written to the memory via the 
circuits, could readily be used as an application circuit within 	 DQ[7:0] lines, half of the data DO/Dl lines (that is, either data 
the spirit of this invention. Also, a memory-bus driver, such as 35 lines DO[0:7] or D1[0:7]) may be selected using multiplexer 
described below with respect to FIG. 6, may be used as an 	 (MUX) 602. The output of MUX 602 may be passed into 
application circuit as well. 	 toggle flip-flop (TFF) 604. The output of TFF 604, shown as 
An Example Memory-Bus Driver 	 DQO[7:0], may be sent to the associated memory via the 
FIG. 6 is a memory-bus driver 600, in accordance with 
	
DQ[7:0] lines. The DQSO signal may be generated based on 
embodiments of the invention. The memory-bus driver 600 40 passing a signal from the DQSTX line through TFF 606, 
may be used as an application circuit as described above with 	 which is then sent on the DQS line to the associated memory. 
respect to FIGS.1 and 5. The memory-bus driver 600 may be 	 For a read operation, the DQSTX signal may be input via 
used to interface with a DRAM. The DRAM may be an 	 the DQS line, and latched using TFF 624 and then passed into 
SDRAM, such as a DRAM configured to meet the DDR, 	 the compensation circuit 110 as the frequency select (FS) 
DDR2, and/or DDR3 standards. The compensation circuit 45 signal. Similarly, the input data shown as DQRX[7:0] in FIG. 
110 is shown in the center of FIG. 6 with cross-hatching. The 	 6 presented from the DQ[7:0] lines may be latched by TFF 
remainder of the circuit shown in FIG. 6 corresponds to the 	 614. The TFFs 614 and 624 may use the STROBE _ENABLE 
application circuit 120 described above in FIG. 1. 	 signal logically OR'd withthe DQS_DLY signal via OR gates 
The memory-bus driver 600 is divided into two domains or 	 616 and 626, respectively, as a clock signal. The DQS_DLY 
regions where a particular clock signal is operative. The 50 signal may represent the output delay measure of the com- 
CLK1X domain (divided into two portions by dashed lines as 	 pensation circuit 110. During a read operation, the input data 
shown in FIG. 6) indicates regions of the memory-bus driver 	 may be stored in the elasticity buffer 618 as described above. 
where the CLK1X signal synchronizes operations. The DQS 	 A specific per-operation buffer of the elasticity buffer 618 
domain indicates regions of the memory-bus driver where the 	 maybe selected using the 1:4 MUX 632 controlled by three- 
DQS signal synchronizes operations. The memory-bus driver 55 bit counter 634 that is clocked using the DQS_DLY signal 
may be used in association with a memory (not shown), such 	 output from the compensation circuit 110. The output of the 
as a DRAM. 	 three-bit counter 634, shown as WPTR on FIG. 6, is also 
A number of lines may be connected to the memory-bus 	 pas sed on to TFF 636 to generate a ready signal, indicating the 
driver 600. The DO[7:0], D1[7:0], and DQ[7:0] lines may be 	 elasticity buffer 618 has storage for more data, and a full 
data lines where the [7:0] nomenclature indicates that 8 lines 60 signal, indicating the elasticity pointer is completely occu- 
are used. For example, the DO[7:0] lines includes 8 lines: 	 pied. The WPTR signal may select a per-operation buffer of 
DO[0], D0[1], DO[2], DO[3], DO[4], DO[5], DO[6], and DO[7]. 	 the elasticity buffer 618 to be output for write operations. 
The DQSTX line may be used as a strobe signal to indicate 	 The selection of a specific per-operation buffer of the elas- 
data is to be transmitted from the associated memory. The 	 ticity buffer 618 for read operations is controlled using sig- 
DQ[7:0] lines may be used to receive and/or transmit data to 65 nals on the CASLAT[1:0] lines passed into the CAS latency 
the memory-bus driver. The DQS line may be asserted when 	 TFFs 642. Specifically, there may be six TFFs that make up 
data is present on the DQ[7:0] lines. The VREF line may carry 	 CAS latency TFFs 642, the six TFFs connected in series, to 
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latch signals from the READCMD line over a number of 
clock cycles; however, in alternate embodiments more or 
fewer TFFs may make up CAS latency TFFs 642. The CAS 
latency TFFs 642 are clockedby signals on either the CLK1X 
line or the CLKlXN90 line as selected using signals on the 
RXCLKSEL line via MUX 640. The CAS latency TFFs 642 
generate four outputs, one of which is selected by the MUX 
644 using the two CASLAT[1:0] lines as control signals. 
The output of the MUX 644, shown in FIG. 6 as 
STROBE—ENABLE, is passed into the TFFs 650, 652, 654, 
656, which latch the STROBE—ENABLE signal over four 
clock cycles. The TFFs 650, 652, 654, and 656 as well as 
three-bit counter 662 are clocked using signals on the CLK1X 
line. The outputs of TFFs 652, 654, and 656, along signals on 
the RDVALID line are passed into MUX 660, which gener-
ates one output as controlled by control signals from the 
RDELAY[1:0] lines. The output of the MUX 660, shown on 
FIG. 6 as RPTINC, is passed into a three-bit counter 662 
which generates a signal, shown as RPTR on FIG. 6, used to 
control MUX 630. The RPTR signal may select a per-opera-
tion buffer of the elasticity buffer 618 to be output for read 
operations. Similarly, the WPTR signal may be used to select 
a per-operation buffer of the elasticity buffer 618 
An Example Reference-Voltage Generator 
FIG. 7 is a circuit diagram showing an example reference-
voltage generator 700 for generating a reference voltage, in 
accordance with embodiments of the invention. 
The example reference-voltage generator 700 takes as 
inputs the phase signals PHO1, PHO2, and PHO3 described 
above with respect to FIGS. 1 and 4A. The phase signals 
PHOO, PHO1, PHO2, and PHO3 maybepassed into a 4-to-16 
decoder 710. Only fifteen of the 16 output lines LO-L15 of the 
4-to-16 decoder 710 are shown, due to space restrictions. 
The phase signals may be interpreted as binary digits to 
indicate a particular reference voltage to be generated. For 
example, the signals may be processed such that PHO3 signal 
is interpreted as a most significant digit of a four-bit binary 
number, PHO2 as the second-most significant digit, PHO1 as 
the third-most significant digit, and PHOO as the least signifi-
cant digit (or vice versa). For example, using this interpreta-
tion of the phase signals, suppose a user of the reference-
voltage generator desired to use reference voltage number 9 
in base 10=1001 in base 2. The user may then set the PHO3 
and PHOO signals high (indicating binary 1 values) and set 
thePHO2 and PHO1 signals low (indicating binary 0 values). 
As another example, suppose the user desired to use reference 
voltage 12 in base 10=1100 in base 2. Then, to select refer-
ence voltage 12, the user may set the PHO3 and PHO2 signals 
high and set the PHO1 and PHOO signals low. 
The 4-to-16 decoder may activate exactly one of the output 
lines LO ... L15 based on the phase signal inputs and may 
deactivate the remaining output lines. For example, if the 
PHO3 and PHO2 signals are set high and the PHO1 and 
PHOO signals are set low, output line L12 (corresponding to 
reference voltage 12) may be activated. 
A signal on the activated line may be used to open a first 
corresponding transmission gate; that is one of transmission 
gates 740a-740o (transmission gate 740p not shown) and a 
second corresponding transmission gate 750a-750o (trans-
mission gate 750p not shown). Then, a current at a known 
voltage, such as VDD, may pass through a corresponding 
resistor R720-R734 (R735 not shown), and then through a 
second corresponding transmission gate 750a-750o (trans-
mission gate 750p not shown), before being output as a ref-
erence voltage VREF. Each of the deactivated lines may not 
open their corresponding transmission gates to allow current 
to flow, and thus an output voltage may not be generated for 
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each of the deactivated line. Each of the resistors R720-R735 
may have a different resistance value, leading to a different 
reference voltage for each of the sixteen possible activated 
lines. Thus, the phase signals PHOO-PHO3 are used to deter- 
s mine one of sixteen possible reference voltage VREF outputs 
by the reference-voltage generator 700. More or fewer pos-
sible reference voltages may be output by the reference-
voltage generator 700 based on a corresponding addition or 
deletion of phase signals, transmission gates, and/or resis- 
lo tances. 
An Example Method for Compensating for PVT Variations 
FIG. 8 is a flow chart of an example method 800 for gen-
erating a delay measure to compensate for PVT variations in 
15 an application circuit, in accordance with embodiments of the 
invention. It should be understood that each block in this 
flowchart presented herein may represent a module, segment, 
or combination of electronic components, perhaps executing 
computer firmware and/or software, for implementing spe- 
20 cific logical functions or steps in the process. Alternate imple-
mentations are included within the scope of the example 
embodiments in which the blocks described herein may be 
executed out of order from that shown or discussed, including 
substantially concurrently or in reverse order, depending on 
25 the functionality involved, as would be understood by those 
reasonably skilled in the art of the described embodiments. 
Method 800 begins at block 810. At block 810, a first delay 
output is generated. The first delay output may be generated 
by a first delay line. The first delay line may include in delay 
30 
elements, where in is an integer greater than 0. The in delay 
elements may be connected together to form the delay line. 
Also, each of the in delay elements may be identical, such as 
each being delay elements as shown in FIG. 3 or delay buffers 
35 as shown in FIG. 4. 
The first delay line may accept one or more inputs. The 
inputs may include power VDD and ground VSS voltages as 
well as a reference clock input. Also, the inputs may include 
one or more input currents, such as IBP and IBN discussed 
40 above with respect to FIGS. 3 and 4. While each of the delay 
elements of the first delay line may be identical as discussed 
above, each delay element may receive different inputs, such 
as receiving different input currents and/or different reference 
clock inputs. Also, some inputs, such as the voltage inputs, 
45 may be common between all delay elements in the first delay 
line. The first delay output may be generated based on these 
inputs, as discussed above with respect to FIGS. 3 and 4. 
The first delay line may be on an integrated circuit. The 
integrated circuit may be implemented using Negative Metal 
50 Oxide Silicon (NMOS), Complementary Metal Oxide Sili- 
con (CMOS), bipolar or one or more other technologies. 
At block 820, a second delay output is generated. The first 
delay output may be generated by a second delay line. The 
first delay line may include m+n delay elements, where in is 
55 as described above with respect to block 810 and n is an 
integer greater than 0. The delay elements of the second delay 
line may have the characteristics of the delay elements 
described above with respect to block 810. Further, each of 
the delay elements of the first delay line and of the second 
6o delay line may be identical; i.e., the two delay lines together 
may contain 2*m+n identical delay elements. 
The inputs and outputs of the second delay line (and of the 
individual delay elements of the second input line) may share 
the characteristics of the inputs and outputs of the first delay 
65 line discussed above with respect to block 810. 
The two delay lines may be part of a compensation circuit, 
such as described above with respect to FIGS. 1-4 and 6. The 
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second delay line and/or the compensation circuit may be on 
an integrated circuit, such as described above with respect to 
block 810. 
At block 83 0, an offset pulse maybe generated based on the 
first delay output and the second delay output. For example, 
the offset pulse may be generated based on performing an 
XOR operation on the first delay output and the second delay 
output. The output of the XOR operation may be filtered. For 
example, the XOR output may be NAND'd with either the 
first delay output or the second delay output and then inverted, 
effectively AND'ing the XOR output and the chosen delay 
output. 
At block 840, a delay measure may be generated based on 
the offset pulse. The delay measure may be based on deter-
mining a width or duty cycle of the offset pulse averaged over 
time. The delay measure may then be the average voltage of 
the offset pulse, perhaps provided as one or more currents 
and/or voltages. The voltages may be direct current (DC) 
voltages. A delay-measure circuit may be used to generate the 
delay measure from an input offset pulse. The delay measure 
may be determined relative to a reference voltage. The delay-
measure circuit may be ratiometric and/or include an differ-
ential amplifier. 
By generating the delay measure based on the first and 
second offset pulses as described above, the delay measure 
may be a current or voltage corresponding to a process, volt-
age, and temperature (PVT) compensation for the reference 
clock signal. 
At block 850, the delay measure may be output to an 
application circuit. The application circuit may take the delay 
measure (either current or voltage) output from the compen-
sation circuit. The delay measure may be input as one or more 
currents to PVT-compensate a input signal of the application 
circuit, such as described above with respect to the DQS 
signal of FIG. 5. 
The application circuit may be a test application circuit, 
such as the example application circuit shown above with 
respect to FIG. 5, or a memory-bus driver, such as shown 
above with respect to FIG. 6. The application circuit may also 
or instead be any circuit that takes a clock signal as input, such 
as but not limited to one or more random access memories 
(RAMS) (e.g., a DRAM and/or an SDRAM), one or more 
processor circuits, one or more control circuits, and/or one or 
more timing circuits. The application circuit may use the 
example application circuit shown in FIG. 5 as a front end or 
back end to PVT-compensate respective input or output sig-
nals. Application circuits may pass through delay measure 
signals unchanged to permit daisy-chaining of PVT compen-
sation to multiple application circuits. Many other types of 
application circuits are possible as well. 
Conclusion 
Exemplary embodiments of the present invention have 
been described above. Those skilled in the art will under-
stand, however, that changes and modifications may be made 
to the embodiments described without departing from the true 
scope and spirit of the present invention, which is defined by 
the claims. It should be understood, however, that this and 
other arrangements described in detail herein are provided for 
purposes of example only and that the invention encompasses 
all modifications and enhancements within the scope and 
spirit of the following claims. As such, those skilled in the art 
will appreciate that other arrangements and other elements 
(e.g. machines, interfaces, functions, orders, and groupings of 
functions, etc.) can be used instead, and some elements may 
be omitted altogether. Further, many of the elements 
described herein are functional entities that may be imple- 
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mented as discrete or distributed components, in conjunction 
with other components, and in any suitable combination and 
location. 
The invention claimed is: 
5 	 1. A circuit, comprising: 
one or more clock circuits; 
• first delay line configured to generate a first delay output, 
the first delay line comprising m delay elements, 
wherein m is an integer greater than 0; 
10 	 a second delay line configured to generate a second delay 
output, the second delay line comprising m+n delay 
elements, wherein n is an integer greater than 0, and 
wherein the first delay line and the second delay line 
receive a reference clock signal from at least one of the 
15 	 one or more clock circuits; 
• delay-measure circuit configured to: 
generate an offset pulse based on the first delay output 
and the second delay output; 
generate a delay measure based on the offset pulse; and 
20 	 output the delay measure; and 
an application circuit configured to: 
receive the delay measure and at least one input signal, 
wherein the at least one input signal is different from 
the reference clock signal; 
25 	 adjust the at least one input signal based on the delay 
measure to generate at least one output signal; and 
output the at least one output signal. 
2. The circuit of claim 1, wherein the delay-measure circuit 
comprises an exclusive-or (XOR) circuit and wherein the 
so delay-measure circuit is configured to generate the offset 
pulse via using the XOR circuit to combine the first delay 
output and the second delay output. 
3. The circuit of claim 1, wherein the delay-measure circuit 
is configured to generate the delay measure via determining a 
35 width of the offset pulse. 
4. The circuit of claim 3, wherein the delay-measure circuit 
is configured to generate the delay measure via filtering the 
width of the offset pulse. 
5. The circuit of claim 4, wherein the delay measure circuit 
40 is configured to filter the width of the offset pulse via taking an 
average voltage of a number of offset pulses generated over 
time. 
6. The circuit of claim 5, wherein the delay measure com-
prises the average voltage of the number of offset pulses. 
45 	 7. The circuit of claim 1, wherein at least one of the one or 
more clock circuits receives an external clock signal. 
8. The circuit of claim 1, wherein the circuit is imple-
mented using one or more process technologies selected from 
the group consisting of Complementary-Metal-Oxide Semi- 
50 conductor (CMOS), Negative Metal Oxide Silicon (NMOS), 
and bipolar junction (BJT) processing technologies. 
9. The circuit of claim 1, wherein each of the m delay 
elements of the first delay line and each of the m+n delay 
elements of the second delay line are identical. 
55 	 10. The circuit of claim 1, wherein each of the m delay 
elements of the first delay line and each of the m+n delay 
elements of the second delay line include a delay buffer. 
11. The circuit of claim 10, wherein each of the delay 
buffers comprises at least two current-starved inverters. 
60 	 12. The circuit of claim 1, wherein the application circuit 
comprises one or more delay elements. 
13. The circuit of claim 12, wherein the one or more delay 
elements of the application circuit are the same as each of the 
m delay elements of the first delay line and each of the m+n 
65 delay elements of the second delay line. 
14. The circuit of claim 12, wherein to adjust the at least 
one input signal based on the delay measure to generate the at 
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least one output signal, the application circuit is configured to 
use the one or more delay elements of the application circuit 
and the at least one input signal and the delay measure to 
generate the at least one output signal, such that the at least 
one output signal comprises a process, voltage, and/or tem-
perature (PVT)-compensated version of the at least one input 
signal. 
15. The circuit of claim 1, wherein the delay-measure 
circuit is configured to generate the offset pulse and the delay 
measure continuously. 
16. The circuit of claim 1, wherein the input signal com-
prises one of a clock signal and a data strobe signal. 
17. A method, comprising: 
receiving a reference clock signal; 
generating a first delay output using a first delay line com-
prising m delay elements, wherein m is an integer 
greater than 0 based on the received reference clock 
signal; 
18 
generating a second delay output using a second delay line 
comprising m+n delay elements based on the received 
reference clock signal, wherein n is an integer greater 
than 0; 
5 	 generating an offset pulse based on the first delay output 
and the second delay output; 
generating a delay measure based on the offset pulse; 
receiving at least one input signal, wherein the at least one 
input signal is different from the reference clock signal; 
10 	 adjusting the at least one input signal based on the delay 
measure to generate at least one output signal; and 
outputting the at least one output signal. 
18. The method of claim 17, further comprising outputting 
the generated delay measure to an application circuit. 
15 
